Physical Design Engineer, PnR
Own end-to-end AI SoC partition implementation including power intent, timing, and physical signoff in a Synopsys-based flow.
- Remote
- Full Time
- $100,000 – $500,000/year
Browse the full live job inventory for Tenstorrent. This page is focused on current openings, while the overview tab highlights role groups and hiring patterns.
Own end-to-end AI SoC partition implementation including power intent, timing, and physical signoff in a Synopsys-based flow.
Hands-on SOC/ASIC physical design engineer optimizing PPA across taped-out designs.
Lead full-chip physical verification, drive signoff, and collaborate across RTL, PD, CAD for manufacturable silicon.
Solves complex CAD and EDA challenges to enable state-of-the-art AI silicon development.
Senior systems engineer focused on user-mode driver interfaces for high-performance AI hardware and cross-hardware integration.
Develop, optimize, and maintain software components for Tenstorrent’s hardware IP offerings. Define and build reference software, SDKs, and toolchains to streamline the customer integration process.
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
Experienced Technical Recruiter
SOC Architect role focused on automotive SoC chiplet architecture and functional safety within Tenstorrent.
Staff Engineer role focused on CPU core verification for Open RISC-V CPU.
Own technical customer relationships and convert high-level asks into concrete engineering specifications.
RISC-V CPU DV Engineer for high-performance clusters/SoCs; hybrid role based in Bangalore.
Design Verification Engineer to lead verification efforts for digital designs at Tenstorrent.
Staff Engineer role for SoC RTL design in Tokyo hybrid role
Senior Design Verification Engineer for Tensix IP and subsystems in AI hardware verification, hybrid role based in Toronto, ON or Austin, TX.
Site Reliability Engineer role at Tenstorrent with hybrid work options across Toronto, Austin, or Santa Clara. Provides responsibilities, requirements, and compensation range.