SoC Top-Level Physical Design Engineer
TenstorrentTenstorrent

SoC Top-Level Physical Design Engineer

Tenstorrent is seeking an exceptional Senior-level SoC Physical Design Engineer to drive top-level implementation of our complex AI and CPU SoC designs. You'll orchestrate cross-disciplinary collaboration, implementing sophisticated floorplans, power grids, and clock networks while ensuring design closure at the chip level. If you excel at managing the complexity of full-chip physical design and want to deliver next-generation AI hardware, we need your expertise.

This role is hybrid, based out of Santa Clara, CA; Austin, TX; or Ft. Collins, CO.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

 

Who You Are

  • A seasoned physical design engineer who thrives on complex, full-chip implementation challenges.
  • Expert at collaborating across disciplines, working effectively with architecture, RTL, and packaging teams.
  • Passionate about optimizing chip-level implementations for power, performance, and area.
  • Detail-oriented professional who drives design closure while maintaining quality and meeting aggressive schedules

 

What We Need

  • 8+ years of top-level SOC physical design experience on complex, multi-million gate designs.
  • Deep expertise in hierarchical floorplanning, fabric implementation, power grid design, and global clock distribution.
  • Proven track record with bump planning, RDL implementation, and multi-voltage domain designs.
  • Mastery of timing closure, EM/IR analysis, and physical verification at the chip level.

 

What You Will Learn

  • How to implement cutting-edge AI accelerators and high-performance CPUs at the SOC level.
  • Advanced techniques for chiplet integration and next-generation packaging co-design.
  • Strategies for optimizing massive designs with complex power domains and clock architectures.
  • Methods for driving successful chip-level closure through effective cross-functional collaboration.

 

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.